We report the development of a field programmable gate array (FPGA) based frequency response analyzer (FRA) for impedance frequency response function (FRF) measurements using periodic excitations, i.e. sine waves and multisines. The stepped sine measurement uses two dedicated hardware-built digital embedded multiplier blocks to extract the phase and quadrature components of the output signal. The multisine FRF measurements compute the fast Fourier transform (FFT) of the input/output signals. In this paper, we describe its design, implementation and performance evaluation, performing electrical impedance spectroscopy (EIS) measurements on phantoms. The stepped sine accuracy is 1.21% at 1 k (1%), the precision is 35 m and the total harmonic distortion plus noise (THD+N) is −120 dB. As for the multisine impedance FRF measurements, the magnitude and phase precision are, respectively, 0.23 at 48.828 kHz and 0.021 deg at 8.087 MHz when measuring a resistor 505 (1%). The magnitude accuracy is 0.55% at 8.087 MHz while the phase accuracy is 0.17 deg at 6.54 MHz. In all, the stepped sine signal-to-noise ratio (SNR) is 84 dB and 65 dB at frequencies below and above 1 MHz respectively. The SNR for the multisine FRF measurements is above 65 dB (30 kHz-10 MHz). The FRA bandwidth is 610.4 mHz-12.5 MHz and the maximum FRF measurement rate exciting with multisines starting at 30 kHz is 200 spectra s −1 . Based on its technical specifications and versatility, the FRA presented can be used in many applications, e.g. for getting insight quickly into the instantaneous impedance FRF of the time-varying impedance under test.
Introduction
Instrumenting state-of-the-art impedance frequency response analyzers (FRA) requires a dedicated hardware and robust 1 Present address: C/Jordi Girona 1-3, Department d'Enginyeria Electronica, Ed C4 Campus Nord, Universitat Politecnica de Catalunya (UPC), E-08034, Barcelona, Spain. software architecture, along with an external analogue front end (AFE) to interface the electrodes (Bragos et al 1994 , Denyer et al 1994 , Ross et al 2003 , Saulnier et al 2006 , Hong et al 2009 , Yang et al 2011 . Despite the good accuracy of impedance bridges (Geddes et al 1971 , Awad et al 1994 , phasemeters (Barnett and Bagno 1935) and phase sensitive detectors (such as those found in lock-in amplifiers) (Ackmann 1993) , recent advances in instrumentation technology have allowed many applications to benefit from low-cost (10-100 $) impedance converter systems including direct digital synthesizer (DDS) and analogue-todigital converters (ADC/DAC) (Seoane et al 2008 , Margo et al 2013 , Sanchez et al 2013c . However, it is not always feasible to use these DDS-spectroscopy based devices to measure impedance accurately. Although the DDS architecture allows a simple and low-cost implementation of an arbitrary waveform generator (AWG) (it requires just a fixed sampling clock and, as a consequence, a single interpolation low-pass filter), depending on the phase increment value, a given sample may be read more than once, or one or more contiguous samples may be skipped. While this behavior may be acceptable for relatively low frequency and smooth waveforms, it can be unacceptable when spectral purity and timing accuracy are relevant, as the DDS architecture inherently produces jitter in the signal.
In these situations, the most commonly adopted solution from an instrumentation standpoint is to implement a system including a signal AWG architecture, the signal acquisition and the on-board signal processing (Sanchez et al 2011 , Mohamadou et al 2012 , Trebbels et al 2012 . In 2011, we designed our current PCI Extensions for Instrumentation (PXI)-based arbitrary impedance FRA. The system includes an embedded dual-core controller, PXIe-8130, running the LabVIEW software, a 2-channel high-speed digitizer card, PXIe-5122 (100 Ms s −1 , 64 MB/channel, 14 bits), an 8-channel high-density digitizer card, PXI-5105 (60 Ms s −1 , 128 MB, 12 bits), and an arbitrary waveform card PXI-5422 (200 Ms s −1 , 32 MB, 16 bits). The system is capable of continuously generating an arbitrary reference excitation and acquiring and storing multiple acquisition channels at a maximum sampling rate of 5 Msamples s −1 . For that, data streaming from the digitizers to the controller harddisk is performed to store the sampled data in real-time. The impedance frequency response function (FRF) and its uncertainty bounds (noise and nonlinear distortions) are estimated in Matlab (Sanchez et al 2013a (Sanchez et al , 2013b .
In this paper we describe the design and implementation of a fully digital field programmable gate array (FPGA)-based FRA for FRF measurements using periodic excitations. The performance is evaluated by means of electrical impedance spectroscopy measurements on stationary (time-invariant) and time-varying phantoms. This new FRA aims to be a reduced size, performance and cost version of our highperformance PXI-based FRA which can be easily duplicated to match our current needs. The system developed implements (i) the AWG, (ii) the signal acquisition and (iii) the onboard signal processing. To this end, we chose the FPGA Stratix III evaluation board from Altera along with the ADC/DAC hardware shown in figure 1. The user's interface is programmed in LabVIEW. The system developed comprises a computer as a controller connected via a USB 2.0 to the evaluation board. To interface the frequency response analyzer with the electrodes we developed a custom voltage controlled current source (VCCS) AFE. The core of the FRA is based on the FPGA Stratix III DE3 evaluation board from Altera. The system communicates with the PC control software via USB. The ADC/DAC signal board is connected through an expansion connector. The AFE is interfaced with the reference signal and the acquisition input/output signals.
System description and specification
Figure 2 shows a top-level hardware description of the system. The system architecture consists of three different modules in order to provide high versatility: (i) the FPGA core unit, (ii) the reconstruction and anti-alias filters (Mini-Circuits 15542 SLP-15+) and (iii) the AFE (see section 2.1). The signal generation/acquisition and data processing is implemented in the FPGA-core unit. Additionally, there are two signal chains: one for digital-to-analogue (D/A) reference signal generation and the other for the analogue-to-digital (A/D) signal input-output signals acquisition. Both chains are based, respectively, on a high-speed 1 dual A/D converter AD9248 (14 bit resolution, 65 Ms s −1 ) and 1 dual D/A converter AD9767 (14 bit, 125 Ms s −1 ). The designed hardware is programmed in hardware description language using Quartus II 11.0 SP1 tool of Altera. Simulations are performed in Modelsim, and Altera SignalTap is used for on-chip program debugging. The development platform is based on the FPGA Stratix III 3SL150 from Altera. The FPGA includes 142 K logic elements, 5.499 K total memory Kbits, 384 18 × 18 bit multiplier blocks and 736 user I/Os. The implemented FPGA-hardware architecture as shown in figure 3 includes an embedded soft microprocessor Nios II operating at 266 MHz, an external 1 GB DDR2 memory (266 MHz), an AWG block, the digital signal processing block and the ADC/DAC communication blocks. The next sections describe in detail the working principle of each of these blocks.
Unipolar voltage controlled current source-based (VCCS) analogue front end (AFE)
To measure impedance with an FRA, an electronic circuit, i.e. AFE, is needed to interface the electrodes with the reference, input and output channels. The AFE's function is to measure (Denyer et al 1994 , Ross et al 2003 , Saulnier et al 2006 , Hong et al 2009 , Yang et al 2011 . The AFE shown in figure 4 is an evolution of the previous systems developed in our group. It includes a VCCS, a transimpedance amplifier and a wideband differential amplifier. Although it is possible to measure impedance implementing a voltage source-based AFE, we chose a current source (CS)-based structure because a CS AFE leads to an open-loop frequency-domain impedance identification problem (Sanchez et al 2013b) .
The VCCS was previously described in Bragos et al (1994) and it is based on the AD844 current feedback amplifier from Analog Devices. The internal structure of this amplifier includes a second generation current conveyor followed by a voltage buffer. The working principle of the AFE is as follows. The reference signal r(t ) is applied to the high input impedance Y node and copied to the low impedance X node generating an input current with 1 mA V −1 gain. The input current via the X node is copied (conveyed) to the Z node which constitutes the VCCS output high current terminal with a characteristic output impedance of about 3 M // 4.5 pF. The residual output dc current is blocked by a series capacitor for safety purposes. To avoid driving the current source to saturation because of this dc residual current, a dc feedback circuit (gain 10, bandwidth 16 Hz) is inserted in the circuit loop.
The unity-gain differential amplifier is based on the resistor-free wideband differential amplifier AD8130 (CMRR 70 dB at 10 MHz). To enhance its input impedance, two OPA656 FET-input wideband operational amplifiers are used. Their inputs are coupled through a series capacitor to the low and high voltage terminals, LPOT and HPOT respectively. A T-network of 10 M resistors provides a path for the OPA656 bias current while keeping high differential and commonmode input impedances. To reduce the LPOT and HPOT input capacitances when coaxial cables are used between the AFE and the electrodes, we added two optional driven-guard circuits connected to the cable shields. The driven-guard circuits are based on a voltage follower and an RC network that limits the block gain to 0.8 above 1.6 MHz to avoid oscillations. used to measure the current through the impedance under test.
Clock control block
The clock frequencies are generated with a single hardwarebuilt phase-locked loop (PLL) circuit (refer to figure 5). The input PLL clock frequency is driven by an external 50 MHz oscillator. The PLL parameters (the pre-divider, the feedback multiplier and the post-divider counters), are parameterized to generate 266 MHz, 50 MHz, 5 MHz and 5 kHz clock signals. The 266 MHz clock is used for the Nios II embedded processor and the external DDR2 memory (see section 2.3). The other clock frequencies are driven to a multiplexer, after which the selected global clock f GCLK ∈ {50 MHz, 5 MHz, 5 kHz} is driven to the AWG and the signal processing blocks described in section 2.4 and section 2.5 respectively. The global clock f GCLK source selection can be dynamically changed by the Nios II output pins by changing the clock multiplexer selector inputs. This block also enables dynamic powerdown of the global clock to disable some parts of the hardware to reduce power consumption. Importantly, the global clock f GCLK reaches all hardware blocks with the same skew. 
Nios II soft microprocessor
Nios II is a 32-bit RISC soft embedded-processor architecture designed and implemented using logic synthesis. The program code for the Nios II processor is located in an external memory DDR2 with 1 GB capacity operating at a clock frequency of 266 MHz. The Nios II processor is designed to include the DDR2 memory controller to interface the external DDR2 memory, the USB controller interface to communicate directly with the computer and general purpose input/output pins/bus for the internal control of the hardware.
The microprocessor is programmed with Eclipse-based Nios II software build tools for Eclipse. The Nios II code implements a state machine to communicate via USB 2.0 to LabVIEW-based user interface software running on a personal computer. The main tasks are (i) the storage of samples of the arbitrary reference signal and (ii) the control of internal hardware.
Arbitrary waveform generator (AWG) block
The digital hardware architecture implemented to generate the reference excitation corresponds to the working principle of a true AWG. Unlike the DDS where the DAC works at a fixed sample rate and the signal repetition rate of the waveform stored in memory is controlled by changing the value to be added to a phase accumulator, here the access to the waveform memory is sequential at a variable sampling rate.
The AWG implementation shown in figure 6 stores the samples corresponding to one period of the arbitrary reference signal in a waveform memory, synthesized with a dual port RAM memory with a dedicated data and address bus (14 bits data, 65536 samples memory depth). The write operation in the RAM is controlled by the Nios II by forcing to high-level the write request signal. The output RAM data REFDAC are driven to the AD9767 D/A converter. If the user selects the phase and quadrature (IQ) demodulator, one RAM memory contains in REFDAC the samples of a sine wave while the samples of a 90
• phase shift cosine wave are stored in an additional RAM. Otherwise, REFDAC is an arbitrary spreadspectrum excitation and the second RAM is disabled since the demodulation is performed with the fast Fourier transform (FFT) (see section 2.5). Regarding the signal generation, the Nios II loads into the counters the number of samples stored in the RAM. Next, the address counters are enabled. The samples in the RAM memory are read consecutively. When the counters' value reaches the last memory location, a reset pulse is generated by combinatorial logic such that the counter value is initialized to its default value (first memory address). The reference excitation is generated continuously until the counters are disabled by the Nios II. Ultimately, the waveform generator block and the signal processing block are completely synchronized to avoid spectral leakage.
The excitation bandwidth of the arbitrary reference signal block depends on the global clock f GCLK selection. The lowest frequency that can be generated corresponds to a signal with just one period stored in the RAM memory and f GCLK = 5 kHz, this is f min = f GCLK 2 n = 76.3 mHz. Regarding the theoretical upper generation frequency, this is given by the Nyquist frequency when f GCLK = 50 MHz, i.e.
= 25 MHz. However, we do not measure above f max = 12.5 MHz to ensure that the minimum number of samples within a cycle of a sine wave is and (B) respectively). As for the FFT-based demodulation technique, the Fourier coefficients at the user defined bins, e.g. at the excitation frequencies, are stored in two internal dual clock FIFOs for Nios II data synchronization (dcFIFOs in figure 7(A) ). The lowest frequency that can be analyzed with the FFT-based impedance frequency response analyzer is f min f GCLK M = 610.4 mHz, with M = 8192, the number of FFT points and f GCLK = 5 kHz. As for the highest frequency, this is f max = 12.5 MHz (see section 2.4). Although it is possible to excite the system under test with non-periodic excitations, i.e. random noise, we have not implemented any hardware in the signal processing block to minimize the spectral leakage as we only contemplate performing FRF measurements with periodic signals, i.e. sine waves and multisine excitations.
Regarding the IQ demodulation, the reference sine wave REFDAC and the corresponding 90
• phase shifted cosine wave COS are driven internally to the hardwarebuilt multiplier-adder structure shown in figure 7 
Experimental results
In order to evaluate the FRA implemented, we carried out stepped sine and multisine FRF measurements on stationary and time-varying impedance phantoms in sections 3.1.1-3.1.3 and 3.2.1-3.2.3 respectively.
The phantoms were connected with an adaptor to the electrode connector in figure 1. High current/voltage and low current/voltage terminals (see figure 4) were shortcuts respectively to perform 2-terminal electrode free impedance measurement.
3.1. Stepped sine FRF measurements 3.1.1. Precision, accuracy and linearity. To characterize the coherent phase and quadrature IQ demodulator, we generate a sine wave excitation at f 0 = 625 kHz, f s = f GCLK = 5 MHz, the sampling frequency. The averaging filter is N = 8192 such that the IQ output sampling frequency is 610.3516 Hz. Figure 8(A) shows the mean value μ = 1.4685 × 10 7 (counts) and the standard deviation σ = 452 (counts) of 2000 consecutive experiments of a resistor of 510 (1%). The reader can observe in figure 8 (B) the Gaussian-like noise nature present at the output of the IQ demodulator when fitting the histogram data to a normal probability density function.
To test the IQ linearity, we measured a set of ten resistors from 100 to 1000 (1%). As can be observed in figure 8(C), the IQ works in a linear region (R 2 = 0.998 23) for the range of resistors measured. The linear relationship between the IQ output magnitude and the resistance R given by the following formula
was determined in Matlab performing a linear regression with a = 2.6 × 10 4 and b = 1.4851 × 10 6 , the gain and offset coefficients respectively. The resultant root mean square error (rmse) shown in figure 8(D) is 12.1 , this is 1.21 % accuracy at full scale. Given (1), the estimated resistance and precision (95.45% confidence interval, 2σ ) for the data shown in figure 8(A), (B) are 507.7 and 35 m respectively.
Total harmonic distortion plus noise (THD+N) and
signal-to-noise ratio (SNR). The measurement frequencies chosen to characterize the IQ frequency response are f 0 ∈ {39. 0625, 78.125, 156.25, 312.5, 625, 1250, 3125, 6250, 12500} kHz. Consequently, note that an integer number of periods is averaged in N samples, i.e. N = k f s f 0 with k ∈ N, f s = f GCLK ∈ {5, 50} MHz being the ADC/DAC sampling frequency selected to generate f 0 . In that way, the zeros of the frequency response filter match a natural multiple of the frequency f 0 , achieving the best possible harmonic suppression for this particular IQ demodulation structure (Wellstead 2003) . To verify that, we simulated in Matlab the theoretical total harmonic distortion (THD) rejection of a noiseless IQ demodulator. The intermediate frequency signal
to demodulate corresponds to a sine wave (1024 cycles), f 0 = 625 kHz being the fundamental frequency of the sine wave and f s = 5 MHz. It can be seen in figure 9(A) that when the averaging filter is set to N = 8192, the THD is −288 dB, limited by the Matlab precision. By forcing N = k f s f 0 with k ∈ N, for example considering N = 8191, the THD increases to −84 dB.
To ensure that indeed the simulations predict the correct behavior of the hardware implemented, we measured in figure 9 (B) a 510 resistor with the same setup as the Matlab simulations. By setting N = 8191 and considering only the contribution of the second order harmonic, it can be seen that the THD+N is −82.6 dB while the predicted THD given by the simulations in (A) is −84 dB. An estimate of the harmonic distortion due to measurement (and quantization) noise at this frequency follows from THD − THD+N, this is 2.6 dB. In general, the value of the THD+N will depend on the combination of f 0 and N as the averaging filter frequency rejection curves will change. For the frequencies f 0 evaluated, the THD+N is given mainly by the equivalent noise bandwidth of the averaging filter as the harmonics are indeed suppressed in the spectrum by the zeros of the averaging frequency response filter. The THD+N is as low as −120 dB (see figure 9 (B)) when N = 8192 (THD+N 10 −12 %), this being the best scenario.
Regarding the signal-to-noise ratio (SNR), the values are shown in table 1. The fact that the SNR deteriorates 20 dB over 1 MHz is not unexpected since, for the same N samples averaged, the equivalent noise bandwidth of averaging filter when f s = 50 MHz is ten times larger than f s = 5 MHz.
Instantaneous FRF measurement of time-varying
impedance Z (ω, t ). Finally, figure 10 shows the suitability The red temporal impedance evolution corresponds to the IQ data filtered with a low pass Butterworth filter (5th order, 1 Hz cutoff frequency). . The impedance temporal dependence is generated using the patient simulator Fluke PS420 emulating respiration impedance changes. The parameters of the patient simulator are baseline R = 500 and peak-to-peak impedance amplitude R = {3, 0.5, 0.2} . The impedance is measured at f 0 = 156.25 kHz with N = 8192. The results shown in figure 10 confirm the IQ-based capabilities of detecting with precision and accuracy the temporal changes in impedance, being possible to detect changes less than 100 m .
Multisine FRF results
To determine the ability to perform multisine FRF measurements, we synthesized a periodic multisine excitation
with T ms = 1 ms being the period of the multisine and
MHz the sampling ADC/DAC frequency. The amplitudes R k 0 are chosen to be equal (flat multisine) and the phases ϕ k are randomly chosen in the interval [0, 2π ) (Sanchez et al 2012) . K exc is the set of excited bins corresponding to F = 25 frequencies quasi logarithmically distributed from f min = 30 kHz to f max = 10 MHz according to
for a given lower measurement frequency f 1 = f min and a frequency ratio α > 1. The parameter α can be readily extracted as the number of measurement frequencies F within the frequency range of interest is known F = log 10 f max − log 10 f min log 10 α ,
where the operator • stands for nearest lower integer. To avoid spectral leakage, an integer number of periods of the multisine excitation was measured and the entire measurement setup was synchronized with the reference excitation (2). The input-output signals were passed through the anti-alias filters (see schematic in figure 2) before the signals were sampled, such that aliasing was also avoided.
3.2.1. Impedance signal-to-noise ratio (SNR). Given that the reference excitation (2) is by construction periodic and an integer number of periods is measured/processed, i.e. P =
MT s T
∈ N, with T and T s the period of the reference excitation and T s = 1 f GCLK the sampling interval between samples respectively, a consistent impedance spectrum estimator Z (ω k ) when P → ∞ is obtained from the division of the input-output sample mean Fourier coefficients at the excited bins k (Pintelon and Schoukens 2012) , namely
the excited DFT bins of the pth period of the input-output signals calculated in real time in the FPGA (see section 2.5). Afterwards, Z (ω k ) is divided by the calibration (admittance) frequency response with units −1 to get a meaningful impedance estimate in units performing a three-reference calibration method (Bao et al 1993) . The values of the reference resistors measured to perform the threereference calibration procedure are R ref ∈ {50, 427, 624} (1%).
To determine the quality, we performed 1000 experiments on a resistance of 505 (1%) (see figure 11(A) ). The impedance magnitude and the phase uncertainty noise analysis is performed averaging at the level of the magnitude and phase spectrum estimated in (5). The worst standard deviation values for the resistor measured are 0.23 at 48.828 kHz and 0.021 deg at 8.087 MHz. The largest absolute error is 2.78 (0.55% relative error) at 8.087 MHz and 0.17 deg at 6.54 MHz. The impedance SNR is shown in figure 11(B) , 66.6 dB at 48.83 kHz and 71.8 dB at 512.7 kHz being the worst and the best measurements respectively. 3.2.2. Multisine FRF measurements on an RC phantom. We carried out 1000 multisine FRF experiments on an RC phantom in figure 12(A) (black). A commercial impedance analyzer HP4192A was used as a reference for comparison (grey). Visually, the reader can see the good agreement between measurements, even having done the multisine measurements in much less time compared to the several tens of seconds needed by the HP4192A. The quality of the measurements are summarized in the form of the SNR in figure 12(B) , being above 65 dB at the excited frequencies.
3.2.3. Multisine FRF measurements on a time-varying impedance Z (ω, t ). To generate an impedance FRF that is time-varying to some extent, we modulated an RC phantom including a light-dependent resistor with a light emitting diode (LED). The reason why we did not measure the patient simulator Fluke PS420 is that this device has a limited frequency response (< 200 kHz). The temporal evolution of the impedance is then obtained by applying to the anode of the LED a sine wave with a peak-to-peak amplitude of V PP = 0.5 V, a dc amplitude of V DC = 2.5 V and a sinusoidal periodicity of T Z = 1 s.
In total 1000 consecutive periods are processed, and the time-frequency evolution of the impedance spectrum can be observed in figure 13(A) . The maximum frequency response measurement rate exciting with multisine signals (25 frequencies, 30 kHz-10 MHz) is 200 spectra s −1 . In figure 13 (B), we show in black the mean magnitude and phase spectrum at the excitation frequencies, and in red the maximum and the minimum values of the impedance frequency response are depicted to show the time-varying dynamic range in the frequency domain. Finally, the figures shown in (C) illustrate in black the temporal evolution of the impedance spectra of two specific frequencies.
Discussion
Techniques to measure impedance based on broadband impedance FRF measurements have gained increasing attention in recent years (Sanchez et al 2013b) . According to the excitation used, the measurement methods available can be classified into (i) frequency-domain and (ii) time-domain methods. Although step-based time-domain spectroscopy systems are interesting for their relatively simple hardware requirements (Barsoukov et al 2002 , Huang et al 2011 , the limited accuracy and frequency band inherent to this working principle make this approach inappropriate for accurate wideband (MHz) FRF measurements. Instead, frequencydomain based methods are more convenient for extracting the FRF with good accuracy (Schoukens et al 2000) .
Regarding frequency-domain approaches, the most common is to measure the impedance FRF with the stepped sine technique. Several options are possible, depending on the experiment. For example, Mohamadou et al (2012) developed an FRA implementing a least square algorithm for stepped sine impedance FRF measurements with an SNR above 60 dB from 10 Hz to 2.2 MHz. A more recent contribution can be found in Li et al (2013) , where the authors based their stepped sine impedance FRA on a digital auto-balancing bridge measuring technique.
Compared to the system described in Li et al (2013) , our system's impedance accuracy working with the IQ demodulator is similar for the range of the impedance loads tested (100 to 1 k ). The magnitude of the relative error varies between 0.1% and 1.5% and the SNR is above 84 dB below 625 kHz and 65 dB up to 12.5 MHz. Compared to Mohamadou et al (2012) , we achieved a larger and more accurate measurement frequency range.
The system precision (35 m ) and accuracy (1.21% at 1 k ) measuring at a single frequency enable tracking of time-varying impedance, for example, to detect cardiac and lung related changes in body impedance measurements. Unlike the devices described in Mohamadou et al (2012) and Li et al (2013) , that only allow impedance measurement using the stepped sine method, our FRA offers the possibility to perform broadband impedance FRF measurements. This additional feature makes it possible to extract the instantaneous FRF of the time-varying system under test with a maximum acquisition speed of 200 FRFs per second (kHz-MHz) using test excitation in the form of multisines.
Conclusion
We have developed and evaluated the performance of a new frequency response analyzer for frequency response function (FRF) measurements on stationary and timevarying impedance. The core of the system is a field gate programmable array (FPGA), which includes the arbitrary waveform generator and on-board digital signal processing. The signal generation and acquisition are achieved with two signal analogue chains, one for digital-to-analogue reference signal generation and the other for the analogue-to-digital input-output signals acquisition. Adopting a single on-chip digital FPGA structure, we have achieved (i) maximum clock control (the global clock including its jitter and phase noise reaches all the hardware parts with the same skew) and (ii) perfect synchronization between the signal generation and acquisition necessary to avoid spectral leakage. The in-built digital signal processing is based on (i) a digital coherent phase and quadrature technique and (ii) the fast Fourier transform for the stepped sine and multisine FRF measurements respectively. The major feature of our system is that it can perform FRF measurements in the frequency range 610.4 mHz to 12.5 MHz with a maximum FRF acquisition speed of 200 FRFs per second (kHz-MHz).
The system developed can be used in many engineering applications (biomedical, electrochemical, mechanical, acoustical, etc) to perform fast FRF measurements for getting insight quickly into the frequency response of the stationary or timevarying system under test.
